IDT7009L
High-Speed 128K x 8 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Write Cycle No. 1, R/ W Controlled Timing (1,5,8)
t WC
ADDRESS
CE or SEM
OE
(9,10)
t AW
t HZ
(7)
t AS (6)
t WP (2)
t WR
(3)
R/ W
t WZ
(7)
t OW
DATA OUT
(4)
t DW
t DH
(4)
DATA IN
4839 drw 07
Timing Waveform of Write Cycle No. 2, CE Controlled Timing (1,5)
t WC
ADDRESS
t AW
CE or SEM (9,10)
t WR
t AS
(6)
t EW (2)
(3)
R/ W
t DW
t DH
DATA IN
4839 drw 08
NOTES:
1. R/ W or CE = V IH during all address transitions.
2. A write occurs during the overlap (t EW or t WP ) of a CE = V IL and a R/ W = V IL for memory array writing cycle.
3. t WR is measured from the earlier of CE or R/ W (or SEM or R/ W ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM = V IL transition occurs simultaneously with or after the R/ W = V IL transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, CE or R/ W .
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure
2).
8. If OE = V IL during R/ W controlled write cycle, the write pulse width must be the larger of t WP or (t WZ + t DW ) to allow the I/O drivers to turn off and data to be
placed on the bus for the required t DW . If OE = V IH during an R/ W controlled write cycle, this requirement does not apply and the write pulse can be as short as the
specified t WP .
9. To access RAM, CE = V IL and SEM = V IH . To access semaphore, CE = V IH and SEM = V IL . t EW must be met for either condition.
10. Refer to Chip Enable Truth Table.
8
相关PDF资料
IDT70125L25JG IC SRAM 18KBIT 25NS 52PLCC
IDT7014S12JG IC SRAM 36KBIT 12NS 52PLCC
IDT7015L35G IC SRAM 72KBIT 35NS 68PGA
IDT7016L35G IC SRAM 144KBIT 35NS 68PGA
IDT7019L20PFI IC SRAM 1.125MBIT 20NS 100TQFP
IDT7024L55G IC SRAM 64KBIT 55NS 84PGA
IDT7025L55G IC SRAM 128KBIT 55NS 84PGA
IDT70261L20PFI IC SRAM 256KBIT 20NS 100TQFP
相关代理商/技术参数
IDT7009L20PFI8 功能描述:IC SRAM 1MBIT 20NS 100TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,同步 存储容量:1.125M(32K x 36) 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA(17x17) 包装:带卷 (TR) 其它名称:70V3579S5BCI8
IDT70101L25J 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM
IDT70101L25L52 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM
IDT70101L35J 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM
IDT70101L35L52 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM
IDT70101L35L52B 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM
IDT70101L45J 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM
IDT70101L45L52 制造商:未知厂家 制造商全称:未知厂家 功能描述:x9 Dual-Port SRAM